ABSTRACT In this paper, we discover an operation method that can effectively decrease the forming voltage in resistance random access memory (RRAM). Forming voltage can be reduced by either increasing the rising time of the forming-waveform or by increasing the temperature in the forming process. However, the resulting electronic RRAM characteristics after each of these methods differ. While increasing the rising time causes greater damage to the switching layer due to longer accumulation of charge, increasing temperature in the forming process does not. The high temperature-formed RRAM excels in retention and endurance tests, proving an effective means to decrease forming voltage.
I. INTRODUCTION
Resistance random access memory (RRAM) has the potential to be a mainstream storage device in next generation technologies due to its high operation speed, low operation power, non-volatility storage characteristic and simple metal/insulator/metal (MIM) structure for high density capability [1] - [9] . Most RRAM requires a compliance current while operating, or a large current will cause irreparable damage during the set process [10] . In addition, sneak path current may cause inaccurate resistance measurements in RRAM [11] - [14] . The 1T1R structure, combining a transistor with RRAM, is often used in order to solve these problems. In addition to solving the compliance current and sneak path currents, the 1T1R structure also has the potential for additional logical operations in RRAM [15] . However, the transistor in the 1T1R structure decreases the ability of the RRAM to withstand large voltage. Accordingly, this is undoubtedly the next problem to address for RRAM, which requires a large voltage for the forming process [16] - [21] .
In this paper, the forming process of RRAM is measured by pulse using different rising times in the triangle wave; meanwhile, compliance current was controlled by transistor. With an increase in rising time, the forming voltage decreases. This phenomenon is favorable for the 1T1R structure because lower voltage is required to form the filament and therefore will not cause damage to the transistor. There is, however, a negative effect to be found after a long rising time in the forming process. The high resistance state (HRS) of RRAM gradually decreases, leading to the memory window being unable to maintain a one order difference. We believe there are two possible factors causing this, either temperature or electron accumulation [22] . Our experimental results confirm that the electron accumulation time is the dominant factor. The high temperature forming method was confirmed to not be affected by this issue, and therefore exhibits good RRAM performance and reliability.
II. EXPERIMENT
The 1T1R RRAM devices in this work were integrated with a NMOS transistor fabricated by a standard 40 nm CMOS processes. After the standard processes for the transistor, the RRAM cell was fabricated on the drain-side. The switching layer was fabricated by atomic layer deposition (ALD) of 10 nm HfO 2 , and the bottom electrode was deposited with TiN while the top electrode was deposited with Ti metal, as shown in Fig. 1(a) . The RRAM devices in this experiment have a cell size of 0.1 × 0.1 µm 2 . All of the electric characteristics were measured using an Agilent B1500 semiconductor parameter analyzer and an Agilent B1530 fast current-voltage (I-V) measurement system.
III. RESULTS AND DISCUSSION
First, we used different triangular pulses in the forming process, the conditions of which were set as V g = 850 mV and V d = 3 V. The waveform with different rising times of 100µs, 1ms, 10ms, 100ms and 1s are shown in Fig. 1(b) . We then collected forming voltage statistics for all rising times. The forming voltage is defined when the forming current reaches 10 uA. Every box in the box plot of Fig. 2(a) represents 5 forming voltages, for a total of 125 devices. After the forming process, DC voltage sweeping was applied to investigate RRAM resistance switching properties. The result shows that the forming voltage decreases when the rising time increases, as shown in Fig. 2 . This forming voltage decrease is beneficial for the 1T1R device scale down, because the transistor cannot withstand a large voltage when the channel length is miniaturized. However, the I-V sweep result in Fig. 3(a) shows that the resistance of HRS decreases when the rising time increases, with corresponding statistics for 100 sweeps shown in Fig. 3(c) . This degradation will cause a decrease in the RRAM memory window, and a misidentification of resistance state. According to these experiment results, we believed there are two possible factors responsible for this phenomenon, those of temperature and electron accumulation. In order to verify our assumption, we use different temperatures but the same pulse rising time in the forming process, with rising time of 100µs and five temperatures ranging from 300K to 380K at 20K steps.
The result of varying temperature in the forming process shows that the forming voltage still decreases when the temperature increases, as shown in Fig. 2 (a). Figure 2 (b) shows the average forming voltage for every rising time and temperature. This figure can clearly express that the rising time and environmental temperature both affect forming voltage. However, the resistance of HRS does not change when the forming temperature rises, as shown in Fig. 3(b) and (d).
342 VOLUME 6, 2018 We next simulate circumstances with fixed forming voltage but different rising times. Because the experiment has confirmed that the temperature does not affect the on-off ratio, we use a square wave to fix the forming voltage and change the environmental temperature and observed the effect on RRAM during the forming process. According to the result, the time before completed forming, called accumulation time, differs between the two RRAM devices, as shown in Fig. 4(a) and (b). This indicates that there are different quantities of electron accumulation in the two forming methods. High temperature causes RRAM to forming more quickly, thus a short accumulation time (SAT) before the forming process (Fig. 4(b) ). If the temperature does not rise, the electron accumulation time will be longer, and called long accumulation time (LAT), as in Fig. 4(a) . Statistics for the accumulation time are shown in Fig. 4(c) . A comparison of SAT/LAT forming shows that the resistance of HRS is smaller when the accumulation time is longer (Fig. 4(d) ). This result confirms the assumption that the accumulation time will affect the RRAM characteristics. The long accumulation time in the forming process produces a stronger conduction filament, compared to a short accumulation time. However, due to the transistor, we cannot clearly observe the current change in the on-state. When the RRAM is reset to the off-state, a stronger filament cannot be oxidized to a higher resistance state under the same reset conditions. Accordingly, we can clearly observe a deterioration in the long rising time forming process. On the other hand, simply increasing the temperature will cause inter-atomic bonds to be more easily broken. This will make the forming process easier to start and will reduce the forming voltage, but will not impact the basic electronic characteristics after the forming process.
Short rising time forming at high temperature can decrease the forming voltage without loss to the memory window. But before considering the preferable method for the forming process, reliability tests must also be considered. The endurance test results is shown in Fig. 5(a) . The conditions of this test is as follows; for the set process, the pulse signals were applied to the drain with the condition of 1 V as V d for a 2 µs pulse width. Meanwhile, the source was ground and the gate bias was set to 0.8 V. After the set process, we applied another triangular waveform pulse signal of 1.2 V as V s with a 500 µs pulse width for the source side to reset the RRAM device. In addition, the drain was ground and the gate bias was set to 1.5 V. When reading the resistance state of the RRAM, the pulse signals were applied to the drain with 0.1 V as V d for a 2 µs pulse width. The source was ground and the gate bias was set at 1.5 V. After 100 us rising time and forming at 380K, the RRAM device can operate over 10 7 times and still exhibits good switching characteristics. The retention test result is shown in Fig. 5(b) . In this test, the on-off ratio of the RRAM device does not change after 10000 seconds at 85 • C. This means that the RRAM will have good storage characteristics over 10 years at room temperature [23] - [26] .
IV. CONCLUSION
In conclusion, we find the forming voltage decreases with either increasing pulse rising time or an increase in temperature. HRS degradation was observed when using long rising time forming, a phenomenon caused by extended electron accumulation time before forming. The experiment confirms that this long accumulation time will cause HRS resistance to increase. However, this result does not occur during high temperature forming. Finally, endurance and retention tests show that high temperature forming does not affect the reliability and performance of RRAM. Thus, we believe that a preferable method for the forming process in RRAM devices is one utilizing a short rising time and high temperature. HSI-WEN LIU is currently pursuing the Ph.D. degree with the Institute of Physics, National Sun Yat-sen University, Kaohsiung, Taiwan.
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